

## REFERENCES

- [1] J.E. Linienfield, US Patent 17, 45175, issued Jan. 28, (1930).
- [2] D. Kahng and M.M. Atalla, "Silicon-silicon dioxide field induced surface devices", IRE Solid State Device Research Conference, Pittsburgh, PA 1960.
- [3] E.H. Snow, A.S. Grove, B.E. Deal, and C.T. Sah, "Ion transport phenomena in insulating films", J. Appl. Phys., 36, 1665-1673 (1965).
- [4] G.E. Moore, "Gramming more component onto integrated circuits", Electronics Magazine, vol. 38, No. 8, April 19, (1965).
- [5] R.H. Dennard, et al, "Design of Ion-implanted MOSFETs with Very Small Physical Dimensions", IEEE, J. Solid State Circuits, SC-9, 256-268 (1974).
- [6] P.K. Chatterjee, et al, "The Impact of Scaling Laws on the Choice of n-channel and p-channel for MOS VLSI", IEEE Electron Devices Letters, vol.1, 220-223 (1980).
- [7] G. Baccarani, et al, "Generalized Scaling Theory and its Application to 1/4 Micron MOSFETs Design", IEEE Transactions on Electron Devices, ED-31, 452-462 (1984).
- [8] J. P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, Kluwer Academic Publishers, (1991).
- [9] J. P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, Kluwer Academic Publishers, (1997).
- [10] S.R. Wilson, M.A. Mendicino, and M.L. Alles, "TFSOI Circuit Applications", Electrochemical Society Proceedings, Volume 97-23, 359-372, (1997).
- [11] S. Cristoloveanu and S.S. Li, "Electrical Characterization of Silicon-on-Insulator Materials and Devices," Kluwer Academic Publishers, (1995).
- [12] D.E. Ioannou, F.L. Duan, S.P. Sinha, and A. Zaleski, "Opposite-Channel-Based Injection (OCBI) of Hot-Carriers in SOI MOSFET's: Physics and Applications", to be appear on the "Special Issue on SOI, 1998" of IEEE Transactions on Electron Devices.

- [15] D.J. Wouters, J.-P. Colinge, and H.E. Maes, "Subthreshold Slope in Thin-Film SOI MOSFET's", IEEE Transactions on Electron Devices, vol. ED-37, pp. 1022-1033, (1990).
- [16] B. Mazhari, S. Cristoloveanu, D.E. Ioannou, and A.L. Caviglia, "Properties of Ultra-Thin Wafer-Bonded Silicon-on-Insulator MOSFET's," IEEE Transactions on Electron Devices, vol. ED-38, pp. 1289-1295, June 1991.
- [17] H.K. Lim and J.G. Fossum, "Current-Voltage Characteristics of Thin-Film SOI MOSFET's in Strong Inversion," IEEE Transactions on Electron Devices, vol. ED-31, pp. 401-408, April 1984.
- [18] K.K. Young, "Short-Channel Effect in Fully Depleted SOI MOSFET's," IEEE Transactions on Electron Devices, vol. ED-36, pp. 339-402, Feb. 1989.
- [19] J. P. Colinge, V. S. Lysenko, and A. N. Nazarov, Physical and Technical Problems of SOI Structures and Devices, Eds., Kluwer Academic Publishers, 1995.
- [20] S.Selberher, Analysis and Simulation of Semiconductor Devices, Springer-Verlag, Wien-New York, 1984.
- [21] S. Tam, P.-K. Ko, and C. Hu, "Lucky-Electron Model of Channel Hot-Electron Injection in SOI MOSFET's," IEEE Transactions on Electron Devices, vol. 31, pp.1116-1125, Sept. 1984.
- [22] A. Zaleski, S.P. Shankar, D.E. Ioannou, G.J. Campisi, and H.L. Hughes, "Opposite-Channel-Based Charge Injection in SOI MOSFET's Under Hot Carrier Stress," IEEE Transactions on Electron Devices, vol. 42, pp. 1697-1700, Sep. 1995.
- [23] S.M. Sze, "Physics of Semiconductor Devices", John Wiley & Sons, 1969.
- [24] F.L. Duan, S.P. Shankar, D.E. Ioannou and F.T. Brady, "LDD Design Tradeoffs for Single Transistor Latch-Up and Hot Carrier Degradation Control in Accumulation Mode FD SOI MOSFET's" IEEE Transactions on Electron Devices, vol.44, pp.972-977, June 1997.
- [25] G.A. Armstrong, J.R. Davis, and A. Doyle, "Characterization of Bipolar Snapback and Breakdown Voltage in Thin-Film SOI Transistors by Two-Dimensional Simulation,"

- [27] S.P. Sinha, F.L. Duan, and D.E. Ioannou, "Time Dependence Power Laws of Hot carrier Degradation in SOI MOSFETs", Proceedings IEEE Int. SOI Conference, pp. 13-14, (1996).
- [28] A. Zaleski, D.E. Ioannou, D. Flandre, and J.P. Colinge, "Design and Performance of a New Flash EEPROM on SOI (SIMOX) Substrates", Proceedings IEEE Int. SOI Conference, pp. 13-14, (1994).
- [29] R.E. Stahlbush et al, IEEE T-NS Vol.40, p.1740, 1993.
- [30] V.V Afanas'ev et al, J. Electrochem. Soc., Vol.143, p.695, 1996.
- [31] J.Y. Choi and J.G. Fossum, "Analysis and Control of Floating-Body Bipolar Effects in Fully Depleted Submicrometer SOI MOSFETs," IEEE Transactions on Electron Devices, vol. ED-38, pp. 1384-1391, June 1991.
- [32] L.T. Su, H. Fang, J.E. Chung, and D.A. Antoniadis, "Hot-Carrier Effects in Fully-Depleted SOI NMOSFETS", in IEEE IEDM Tech. Dig., pp.349-352, 1992.
- [33] S. P. Sinha, F.L. Duan, D.E. Ioannou, William C. Jenkins, Harold L. Hughes, and M.S. Liu, "Hot Carrier Degradation of Fully Depleted SIMOX MOSFETs", Proceedings of the 7th International Symp. on Silicon-On-Insulator Technology and Devices.
- [34] C. E. Daniel Chen, M. Matloubian, R. Sundaresan, B. Y. Mao, C. C. Wei, and G. P. Pollack, "Single transistor latch in SOI MOSFET's," IEEE Electron Device Letter, vol. 9, p.636, 1988.
- [35] J. Tihanyi and H. Schlotterer, "Influence of the Floating Substrate Potential on the Characteristics of ESFI MOS Transistors," Solid-State Electronics, vol. 18, pp. 309-313, March 1975.
- [36] G.A. Armstrong and W.D. French, "Simulation of Ultra Thin Film SOI Transistors Using Non-Local Ballistic Model for Impact Ionization", Solid-State Electronics vol.35, No.12, pp.1761-1770, 1992.
- [37] H. H. Chen, and R.S Huang, "Modeling for Floating Body Effects in Fully Depleted SOI MOSFETs", IEEE Transactions on Electron Devices, vol. 40, pp. 583-590, March, 1993.

- [40] N. Kistler, and J. Woo, "Detailed characterization and analysis of the breakdown voltage in FD SOI n-MOSFET's," IEEE Transactions on Electron Devices, vol. 41, p.1217, 1994.
- [41] M. Yoshimi, M. Takahashi, T. Wada, K. Kato, S. Kambayashi, M. Kemmochi, and K. Natori, "Analysis of the breakdown mechanism in ultra-thin-film SOI MOSFET's," IEEE Trans. Electron Devices, vol. 37, p.2015, 1990.
- [42] F.L. Duan, X.Zhao, D.E. Ioannou, H.L. Hughes and S.T. Liu, "Detrimental Edge Effects On The Floating Body Phenomena In SOI MOSFETs", Symposium of 192nd International Meeting of The Electrochemical Society, Inc. 1997, p239.
- [43] T. Tsuchiya, T. Ohno, Y. Kado, and J. Kai, "Hot-Carrier-Injected Oxide Region in Front and Back Interfaces in Ultra-Thin(50nm), fully Depleted, Deep-Submicron NMOS and PMOSFETs/SIMOX and their Hot-Carrier Immunity", IEEE Transactions on Electron Devices, vol. 41, pp. 2351-2356, December, 1994.
- [44] T. Tsuchiya, T. Ohno, Y. Kado, and J. Kai, "Hot-Carrier-Induced Degradation in Ultra-Thin, Fully-Depleted Deep-Submicron NMOS and PMOS SOI Transistors", IEEE-IRPS-1994, pp.57-64, 1994.
- [45] S. Cristoloveanu, S.M. Gulwadi, D.E. Ioannou, G.J. Campisi, and H.L. Hughes, "Hot-Electron-Induced Degradation of Front and Back Channels in Partially and Fully Depleted SIMOX MOSFETs", IEEE Electron Devices Letters, vol. 13, pp. 603-605, Dec., 1992.
- [46] L.T. Su, H. Fang, J.E. Chung, and D.A. Antoniadis, "Hot-Carrier Effects in Fully-Depleted SOI NMOSFETS", in IEEE IEDM Tech. Dig., pp.349-352, 1992.
- [47] Silvaco Atlas II "2D Device Simulation Framework, User Manual", pp5-21, 1993.
- [48] S.M. Sze, "Physics of Semiconductor Devices", John Wiley & Sons, 1981.
- [49] C. Hu, S.C Tam, F. Hsu, P.K. Ko, T. Chan, K.W. Terrill, "Hot-electron-induced MOSFET Degradation-model, Monitor and Improvement", IEEE Transactions on Electron Devices, vol.32, pp375-385, Feb, 1985.
- [50] Y. Omura and K. Izumi, "Physical Background of Substrate Current Characteristics and Hot-Carrier Immunity in Short-Channel Ultra-thin-Film MOSFETs/SIMOX", IEEE

- [52] Y. Sato, T. Tsuchiya, T. Kosugi, and H. Ishii, "Characteristics of 1/4 $\mu$ m Gate Ultra-thin-film MOSFETs/SIMOX with Tungsten-deposited Low-resistance Source/Drain", 1995 IEEE International SOI Conference, p28.
- [53] J. Chen, F. Assaderaghi, P. Ko, and C. Hu, "The Enhancement Of Gate-Induced-Drain Leakage (GIDL) Current In Short Channel SOI MOSFET And Its Application In Measuring Lateral Bipolar Current Gain", IEEE Electron Devices Letter, vol. 13, pp.572-574, 1992.
- [54] Y.S. Chang, S. Cristoloveanu, G. Reichert, P. Gentil, S.S. Li, and J.G. Fossum, "Role Of The Bipolar Transistor On The Hot-Carrier-Degradation Of SOI MOSFETS", in IEEE 1995 Int. SOI Conference, p.86.
- [55] N. Kistler, J.C.R. Woo, K. Terrill and P.K. Vasudev, "Substrate Current Measurements In Thin SOI MOSFET's at 300 and 77K", IEEE Transactions on Electron Devices, vol.38, pp.2684-2686, December, 1991.
- [56] M. Yoshimi, M. Terauchi, A. Murakoshi, M. Takahashi, K. Matsuzawa, N. Shigyo, and Y. Ushiku, IEDM94, p429, 1994.
- [57] D. Suh and J.G. Fossum, The Effect Of Body Resistance On The Breakdown Characteristics Of SOI MOSFET's", IEEE Transactions on Electron Devices, vol.41, pp.1063-1066, June, 1994.
- [58] Y. Omura and K. Izumi, "Simplified Analysis of Body-Contact Effect for MOSFET/SOI", IEEE Transactions on Electron Devices, vol.35, p1391, 1988.
- [59] K.W. Wu and J.B. Kuo, "Accumulation-type vs. Inversion-type: Narrow Channel Effect in VLSI Mesa-Isolated Fully-Depleted Ultra-thin SOI PMOS Devices", Proceedings of IEEE International SOI Conference, 38-39, 1995.
- [60] O.S. Spencer, J. Seliskar, L.K. Wang and N.F. Haddad, "Process and Device Simulation in Designing Thin Film CMOS/SOI Technology", IEEE International SOI Conference Proceeding, 82-83, (1991).
- [61] D. Antoniadis, "SOI CMOS Front-end Technology: Options and Tradeoffs", 1995 IEEE International SOI Conference Proceeding, pp.1-3.

- [64] A. Acovic, L.K. Wang, F Brady, N. Haddad, "Hot-Carrier Reliability of Fully Depleted Accumulation Mode SOI MOSFET's", 1992 IEEE International SOI Conference Proceeding, p.134.
- [65] O. Faynot, L.T. Su, S. Cristoloveanu, C. Raynaud, J.E. Chung, A.J. Auberton-Herve and D.A. Antoniadis, "Comparison of Hot-Carrier Degradation Effects in Inversion-mode and Accumulation-mode Fully Depleted SOI MOSFET's", 1993 IEEE International SOI Conference Proceeding, p.164.
- [66] K. Saito, T. Morase, S. Sato, and U Harada, "A New Short Channel MOSFET with Lightly-dope Drain", Denshi Tsushin Rengo Taikai, April, p220, 1978.
- [67] F. Matsuoka, K. Kasai, H. Oyamatsu, M. Kinugawa, and K. Maeguchi, "Drain Structure Optimization for Highly Reliable Deep Submicrometer n-Channel MOSFET", IEEE Transactions on Electron Devices, vol. 41, pp.420-425, March, 1994.
- [68] F.T. Brady, N.F. Haddad, L.K. Wang, J.A. Miller, and J. Seliskar, "Temperature Sensitivity of Device and Circuit Fabricated in Fully Deleted Accumulation Mode CMOS/SOI", IEEE-IEDM-1992, pp. 90-91, 1992.
- [69] O. Faynot, S. Cristoloveanu, A. J. Auberton-Herve, and C. Raynaud, "Performance and Potential of Ultrathin Accumulation-mode SIMOX MOSFET's," IEEE Transactions on Electron Devices, vol. 42, p.713, 1995.
- [70] L. K. Wang, J. Seliskar, T. Bucelot, A. Edenfeld, and N. Haddad, "Enhanced Performance Of Accumulation Mode 0.5  $\mu$ m CMOS/SOI Operated at 300 K and 85 K," IEEE IEDM'91, p. 679, (1991).
- [71] N. Haddad and L. K. Wang, "High Performance Submicron CMOS/SOI for Logic and SRAM Applications," in Silicon-on-Insulator Technology and Devices, W. E. Bailey, Ed., ECS Proceedings Vol. 92-13, p. 29, 1992.
- [72] T. Aoki, M. Tomizawa, and A. Yoshii, "Design Considerations For Thin-film SOI/CMOS Device Structures," IEEE Transactions on Electron Devices, vol. 36, p.1725, 1989.
- [73] J. Gautier, and A. J. Auberton-Herve, "A Latch Phenomenon in Buried-n-body SOI nMOSFET's." IEEE Electron Device Letter. vol. 12. p.372. 1991.

And Accumulation Mode Fully Depleted SOI MOSFET's," Proceedings of IEEE International SOI Conference, p.164, 1993.

[76] M. L. Chen, C. W. Leung, W. T. Cochran, W. Jungling, C. Dziuba, and T. Yang, "Suppression Of Hot-Carrier Effects In Submicrometer CMOS Technology," IEEE Transactions on Electron Devices, vol. 35, p.2210, 1988.

[77] T. Hori, and K. Kurimoto, "A new MOSFET with large-tilt-angle implanted drain (LATID) structure," IEEE Electron Device Letter, vol. 9, p.300, 1988.

[78] J. Hirase, T. Hori, and Y. Odake, "LATID (large-angle-tilt implanted drain) FET's with buried n<sup>-</sup>profile for deep-submicron ULSI's," IEICE Transactions on Electron Devices, vol. E77-C, p.350, 1994.

[79] Y. Yamaguchi, T. Iwamatsu, H. O. Joachim, H. Oda, Y. Inoue, T. Nishimura, and K. Tsukamoto, "Source-to-drain breakdown voltage improvement in ultrathin-film SOI MOSFET's using a gate-overlapped LDD structure," IEEE Transactions on Electron Devices, vol. 41, p.1222, 1994.

[80] F. T. Brady, J. T. Chu, and S. S. Li, "Low-field charge injection in SIMOX buried oxides," IEEE International SOI Conference Proceedings, p. 158, 1990.

[81] G. Brown and A. Revesz, "Defect and bulk electrical conduction in SIMOX buried oxides," IEEE International SOI Conference Proceedings, p.174, 1991.