

LIST OF FIGURES

Figure 1.1 Illustration of the branches in the tree of Information Technology	2
Figure 1.2 Illustration of MOSFET	4
Figure 1.3 Trend of VLSI development during the past 30 years	5
Figure 1.4 Illustration of SOI MOSFET	9
Figure 1.5 Illustration of three basic features of SOI MOSFET	12
Figure 2.1 Illustration of the electric field in a SOI MOSFET	17
Figure 2.2 Illustration of the hot carrier injection in MOSFET	20
Figure 2.3 Illustration of opposite-channel-based charge injection in SOI MOSFET	26
Figure 2.4 The floating gate experiment.	27
Figure 2.5 Simulated hot carrier injection current with the back interface biased in accumulation for PD SOI MOSFET	31
Figure 2.6 Simulated hot carrier injection current with the front interface biased in accumulation for PD SOI MOSFET	32
Figure 2.7 Simulated hot carrier injection current with the back interface biased in accumulation for FD SOI MOSFET	34
Figure 2.8 Simulated hot carrier injection current with the front interface biased in accumulation for FD SOI MOSFET	35
Figure 2.9 Simulated hot carrier injection current with the back gate grounded for FD SOI MOSFET	37
Figure 2.10 Comparison of injection currents of the floating body and grounded body.	38
Figure 2.11 Comparison of injection currents of different silicon film thickness.....	39
Figure 2.12 Comparison of the shifted I_D/V_{G2} characteristics in the supplemental SIMOX sample with the standard one after hole injection	42
Figure 2.13 Back threshold voltage shift $-\Delta V_{T2}(t)$ as a function of time.	43
Figure 3.1 Illustration of channel coupling effect of the energy band bending in a FD SOI MOSFET.	48
Figure 3.2 Kink effect of PD SOI MOSFET	50
Figure 3.3 Single transistor latch-up.	52
Figure 3.4 Mapping of the electron temperature, current density, impact generation rate and the electric field of a FD SOI MOSFET	55
Figure 3.5 The energy band diagrams in the middle channel under three different back gate biases.	57

Figure 3.6 The energy band diagrams near the drain of a PD SOI MOSFET under three different back gate biases.	58
Figure 3.7 Mapping of the electron temperature, current density, impact generation rate of a PD SOI MOSFET	59
Figure 3.8 Measured I_D and I_{SUB} vs. V_{G1} under different back gate biases.	61
Figure 3.9 Measured linear current degradation vs. stressing time.	63
Figure 3.10 Latch-up voltage dependence on back gate bias.	64
Figure 3.11 Maximum electron temperature as a function of silicon thickness in PD SOI	66
Figure 3.12 Maximum electron temperature of PD SOI MOSFET as a function of back gate biases.	67
Figure 4.1: Two-dimensional structure for the simulation of the width effect on FBE ...	72
Figure 4.2: Contours of the impact generation rate with different device width	73
Figure 4.3 Impact generation rate vs. normalized device widths. Body is floating	74
Figure 4.4 Impact generation rate vs. normalized device width. Body is grounded.....	75
Figure 4.5 Latch-up voltages as a function of channel width	77
Figure 4.6 Kink effect of two PD SOI MOSFET's with different width.....	79
Figure 4.7 Linear current degradation as a function of stress time of three FD SOI MOSFET's with different width	80
Figure 4.8 Measured drain and substrate currents (Amps) for different channel widths .	82
Figure 4.9 The substrate current depends non-linearly on device width; by contrast, the drain current depends linearly.....	83
Figure 5.1: Comparison of maximum lateral electric fields.	89
Figure 5.2 Potential profiles of the inversion mode and accumulation mode FD SOI MOSFET	90
Figure 5.3 (a). New device structure obtained by SUPREM simulation (b). Doping profile in the channel region.....	91
Figure 5.4 Comparison of transconductance	93
Figure 5.5 I_D - V_D characteristics of the three devices.	94
Figure 5.6 Comparison of threshold voltage dependence on channel length.	95
Figure 5.7 Comparison of hot electron and hole injection current into the front and back oxide of the three modes.	96
Figure 6.1 Comparison of the electric field in a MOSFET with or without the LDD ...	100
Figure 6.2 Simplified process flow for the three LDD designs	103
Figure 6.3 Contours of the impact ionization rate	107
Figure 6.4 Tradeoff between drive current, latch-up voltage, and hot carrier lifetime.	110